

ABSTRACT

1 The present invention is a method for implementing two architectures on a single
2 chip. The method uses a fetch engine to retrieve instructions. If the instructions are
3 macroinstructions, then it decodes the macroinstructions into microinstructions, and then
4 bundles those microinstructions using a bundler, within an emulation engine. The bundles
5 are issued in parallel and dispatched to the execution engine and contain pre-decode bits
6 so that the execution engine treats them as microinstructions. Before being transferred to
7 the execution engine, the instructions may be held in a buffer. The method also selects
8 between bundled microinstructions from the emulation engine and native
9 microinstructions coming directly from the fetch engine, by using a multiplexer or other
10 means. Both native microinstructions and bundled microinstructions may be held in the
11 buffer. The method also sends additional information to the execution engine.